



FIG.2



F1G.3








FIG.5




F/G.6



:-

## FIG.7



(1)X #




FIG.9




FIG. 10




FIG. 11




FIG. 12




FIG.13




FIG.14




FIG.15





FIG.16



A/D 2<u>1</u>a REF VOLTAGE GEN AMP -MODE ~21C 16 OTHERS POWER SOURCE <u>6</u>← BL2 H-SCAN ~22C BL1 13~15 17 EN 1 ST CT V-SCAN Logic COUNTER TIMING CTRL **VSYNC**~ CLK→ 8

thus these half that the first and the first of

FIG.17

FIG. 18




FIG.19 prior art

